

Modern Hardware – All over the place...

Fast Updates on Read-Optimized Databases Using Multi-Core CPUs


Jens Krueger¹, Changkyu Kim¹, Martin Grund¹, Nadathur Satish¹, David Schwalb¹,
Jatin Chhugani², Hasso Plattner¹, Pradeep Dubey², Alexander Zeier¹

¹Hasso-Plattner-Institute, Potsdam, Germany
Contact: jens.krueger@hpi.uni-potsdam.de

²Parallel Computing Lab, Intel Corporation
Contact: changkyu.kim@intel.com

Transaction Logging Unleashed with NVRAM*

Tianzheng Wang Ryan Johnson
University of Toronto
{tzwang, ryan.johnson}@cs.toronto.edu



Data-Oriented Transaction Execution

Ippokratis Pandis^{1,2} Ryan Johnson^{1,2}
ipandis@ece.cmu.edu

Utilization Wall: Dark Silicon's Effect on Multicore Scaling

Spectrum of tradeoffs between # of cores and frequency


Example:
65 nm → 32 nm (S = 2)



SGI Scales Up HANA On UV NIMBLE

June 3, 2014 by Timothy Prickett Morgan

4 cores @ 1.8 GHz



Staring Concurrency

Xiaohu
MIT
xyx@cs

Andrew Pavlo
Carnegie Mellon University
pavlo@cs.cmu.edu

Srinivas Devadas
MIT CSAIL
devadas@csail.mit.edu

Michael Stonebraker
MIT CSAIL
stonebraker@csail.mit.edu

ABSTRACT

Computer architectures are moving towards an era dominated by many-core machines with dozens or even hundreds of cores on a single chip. This unprecedented level of on-chip parallelism introduces a new dimension to scalability that current database management systems (DBMSs) were not designed for. In particular, as the number of cores increases, the problem of concurrency control becomes extremely challenging. With hundreds of threads running in parallel, the complexity of coordinating competing accesses to data will likely diminish the gains from increased core counts.

To better understand just how unprepared current DBMSs are for future CPU architectures, we performed an evaluation of concurrency control for on-line transaction processing (OLTP) workloads on many-core chips. We implemented seven concurrency control algorithms on a main-memory DBMS and using computer simulation

that instruction-level parallelism and single-threaded performance will give way to massive thread-level parallelism.

As Moore's law continues, the number of cores on a single chip is expected to keep growing exponentially. Soon we will have hundreds or perhaps a thousand cores on a single chip. The scalability of single-node, shared-memory DBMSs is even more important in the many-core era. But if the current DBMS technology does not adapt to this reality, all this computational power will be wasted on bottlenecks, and the extra cores will be rendered useless.

In this paper, we take a peek at this dire future and examine what happens with transaction processing at one thousand cores. Rather than looking at all possible scalability challenges, we limit our scope to concurrency control. With hundreds of threads running in parallel, the complexity of coordinating competing accesses to data will become a major bottleneck to scalability, and will likely dwindle

Next-Gen Hardware for Data Management
More a Blessing than a Curse?
Wolfgang Lehner – ScaDS Ringvorlesung – 11.5.2017 - Willersbau W317

about a
read to mostly access three
minimizing interaction with the contention
larger. Built on top of a conventional
maintains all the ACID properties. Eval
implementation of DORA on a multicore
DORA attains up to 4.8x higher throughput
storage engine when running a variety of
OLTP workloads.

gh bandwidth,
from intel into a
used in the UV
intel's Xeon
shared memory

Microsoft Research
One Microsoft Way
Redmond, WA 98052

justinle@microsoft.com

David Lomet
Microsoft Research
One Microsoft Way
Redmond, WA 98052

lomet@microsoft.com

Sudipta Sengupta
Microsoft Research
One Microsoft Way
Redmond, WA 98052

sudipta@microsoft.com

ABSTRACT

LLAMA is a subsystem designed for new hardware environments that supports an API for page-oriented access methods, providing both cache and storage management. Caching (CL) and storage (SL) layers use a common mapping table that separates a page's logical and physical location. CL supports data updates and management updates (e.g., for index re-organization) via latch-free compare-and-swap atomic state changes on its mapping table. SL uses the same mapping table to cope with page location changes produced by log structuring on every page flush. To demonstrate LLAMA's suitability, we tailored our latch-free Bw-tree implementation to use LLAMA. The Bw-tree is a B-tree style index. Layered on LLAMA, it has higher performance and scalability using real workloads compared with BerkeleyDB's B-tree, which is known for good performance.

1 INTRODUCTION

1.1 Modern Architectures

Modern computer platforms have changed sufficiently that it is

We believe there are fundamental problems posed by current hardware that impact all access methods: B-trees, hashing, multi-attribute, temporal, etc. Further, these problems can be solved with general mechanisms applicable to most access methods.

1. Good processor utilization and scaling with multi-core processors via latch-free techniques.
2. Good performance with multi-level cache based memory systems via delta updating that reduces cache invalidations.
3. Write limited storage in two senses: (1) limited performance of random writes; (2) flash write limits; via log structuring.

The Bw-tree [16], an index resembling B-trees [4, 7], is an example of a DC or key-value store that exploits these techniques. Indeed, it is an instance of a paradigm for how to achieve latch-free and log structuring more generally. In this paper, we describe a new architecture where the latch-free and log-structuring techniques of the Bw-tree are implemented in a cache-storage subsystem capable of supporting multiple access methods, in the same way that a traditional cache/storage subsystem deals with latched access to fixed size pages that are written back to disks as in-place updates.